

Arithmetic circuits, parametric design and finite state machines



IAS0600 Digital Systems Design with VHDL

Natalia Cherezova, Peeter Ellervee



2.10.23

Arithmetic circuits

- Digital system == data-path + control-path
 - Data-path ~ arithmetic units & registers
 - Control-path ~ finite state machine (FSM)
 - Often multiple FSM-s
- Central building blocks of digital systems
- Various implementations exist
- Trade off between complexity and speed



Digital multiplier



Partial products accumulator


A binary multiplication diagram showing the multiplication of 1101 (13) by 1010 (10). The multiplicand 1101 is aligned with the multiplier 1010. The partial products are shown as 1101, 0000, +1101, and +0000, which are then summed to produce the final result 1000010 (130).

1101	(13)	
*	1010	(10)
<hr/>		
+ 0000		
+ 1101		
+ 0000		
<hr/>		
1101		
1000010 (130)		

Multiplicand
Multiplier
Partial products



Ripple carry adder

- Full adders connected in series





Fast carry propagation

- Carry look-ahead adder
 - Full adders work in parallel, carry values are calculated separately
 - Generated carry $G_i = A_i \text{ and } B_i$
 - Propagated carry $P_i = A_i \text{ or } B_i$ (or $P_i = A_i \text{ xor } B_i$)
 - $C_{i+1} = G_i \text{ or } (P_i \text{ and } C_i)$
 - $C_0 = C_{\text{input}}$
- Carry select adder
 - Result is calculated for both carry-in values
 - Result is selected when the carry-in arrives



Arithmetic operations simulator

- [http://www ecs umass.edu ece koren arith simulator/](http://www ecs umass edu ece koren arith simulator/)



Parametric design

- Generic value
- Generate statement
- Attributes

Generic

- Generic parameters allow parameterizing the design
- Increase flexibility and reusability of the code
- Default value can be overwritten during component instantiation

```
entity <entity_name>
  generic  (<name> : <type> := <default_value>;
             <name> : <type> := <default_value>;
             ... );
  port   ( ... );
end <entity_name>;
```

Generate statement

- Concurrent statement
- Unconditional generate

```
<label> : for <identifier> in <range> generate
    <concurrent statements>
end generate;
```

Both range limits should be static

- Conditional generate

```
<label> : if <condition> generate
    <concurrent statements>
end generate;
```

Attributes

- Four categories of predefined attributes
 - Predefined attributes of scalar types
 - E.g., `integer'image(x)`
 - Predefined attributes of array types
 - Predefined attributes of signals
 - E.g., `clock'event`
 - Predefined attributes of named entities

Attributes of array types

Name	Result
<code>x'left</code>	The left bound of the index range of <code>x</code>
<code>x'right</code>	The right bound of the index range of <code>x</code>
<code>x'low</code>	Lower bound of the index range of <code>x</code>
<code>x'high</code>	Higher bound of the index range of <code>x</code>
<code>x'range</code>	Range of the index range of <code>x</code>
<code>x'reverse_range</code>	Reverse range of the index range of <code>x</code>
<code>x'length</code>	Number of values in <code>x</code>
<code>x'ascending</code>	TRUE if the index range of <code>x</code> is ascending, FALSE otherwise
<code>x'element</code>	Type of elements of <code>x</code>

Arrays

- Considered as a type in VHDL
- Constrained
 - Range is defined in the type definition

```
type constr_array is array (0 to n-1) of std_logic_vector(n-1 downto 0);
signal constr_array_signal : constr_array;
```

- Unconstrained
 - Range is defined in the signal declaration

```
type unconstr_arr is array (natural range <>) of std_logic_vector(n-1 downto 0);
signal unconstr_array_signal : unconstr_arr(0 to n-1);
```

NATURAL is the subtype of the INTEGER restricted to the values greater than or equal to 0

Using attributes – flexible loops

- Inflexible code

```
signal s: bit_vector (7 downto 0);
...
for i in 0 to 7 loop ...
```

- Flexible code

```
constant sz: integer := 16;
signal s: bit_vector (sz-1 downto 0);
...
for i in 0 to sz-1 loop ...
```


- More flexible code
 - Attributes & generic parameter

```
entity ... is
generic (sz: positive);
port ...
...
signal s: bit_vector (sz-1 downto 0);
...
for i in s'low to s'high loop ...
for i in s'reverse_range loop ...
```

Using attributes – set-up & hold times

- Set-up – the input data must be fixed for certain time before the active clock flank
- Hold – the input data must be stable for certain time after the active clock flank


```
process (clock,data_in) begin
    if clock'event and clock='1' then
        assert data_in'last_event >= 3 ns
            report "setup time violation" severity warning;
        data_out <= data_in after 3 ns;
    end if;
    if data_in'event and clock='1' then
        assert clock'last_event >= 5 ns
            report "hold time violation" severity warning;
    end if;
end process;
```



Finite State Machine

- FSM is a modelling technique that provides systematic approach for designing sequential circuits
- A process is divided into finite number of states
- Each state performs its task
- Process can be in one of those states at a time
- Workflow of the process is represented by the transition between states
- Transition between states is based on control signals (inputs)

Representation



Transition table

Current state	Next state			Output
	rst = '1'	in = '0'	in = '1'	
state0	state0	state0	state1	out = '0'
state1	state0	state0	state1	out = '1'

FSM types


- Moore FSM
 - Named after Edward F. Moore (1925–2003)
 - The output of the state does not depend on the input
- Mealy FSM
 - Named after George H. Mealy (1927–2010)
 - The output of the state depends on the input
 - Usually require less states than the Moore machine

FSM in VHDL

- Create a state type for your FSM (enumerated type)

```
type State is (State_0, State_1, State_2, State_3, State_4);
signal current_state, next_state : State;
```

- Divide the FSM description into 2 parts (processes)
 - Combinational for output and next state computations
 - Sequential for current state storage
- Keep in mind
 - Registers change on the next clock edge
 - Outputs of the combinational logic are computed immediately




Unintended latch

- To avoid unintended latch inference from a combinational process
 - Add all read signals to the sensitivity list
 - Assign values to the output signals in every case
- During functional simulation everything will be correct
- But the design will not work as intended on the board
- Keep an eye for warning messages from the synthesis tool
 - ! [Synth 8-327] inferring latch for variable 'eq_o_reg' [comparator.vhd:115]
- Try post-implementation timing simulation


Tip: assign default value at the beginning of the process

Datapath

- Datapath is a collection of units that hold the data and operate on the data
- Functional units that form the path between the inputs and the outputs
- Datapath is controlled by the FSM



Algorithm to FSM



- Draw an algorithmic graph

- Identify inputs of the FSM

- $x_0 = \text{start}$
- $x_1 = (\text{reg1} = \text{reg2})$
- $x_2 = (\text{reg1} < \text{reg2})$

Inputs are defined by the conditional vertices

- Identify outputs of the FSM

- $\text{reg1}, \text{reg2}, \text{gcd_reg}$ inputs
- ready value, ALU opcode

Outputs will control the operations



- Identify states

Mealy machine: by marking the inputs of vertices following operator vertices

Moore machine: by marking operator vertices

Controlling register values

```
-- regA_next value is defined by FSM
process (clk, rst) begin
    if rst = '0' then
        regA <= (others => '0');
    elsif rising_edge(clk) then
        regA <= regA_next;
    end if;
end process;
```





```
-- regA_en and regA_sel values
-- are defined by FSM
process (clk, rst) begin
    if rst = '0' then
        regA <= (others => '0');
    elsif rising_edge(clk) then
        if regA_en = '1' then
            regA <= regA_next;
        end if;
    end if;
end process;

with regA_sel select
    regA_next <= <...>
```


Register Transfer Level

- Register Transfer Level (RTL) is a level of abstraction for digital systems modeling
- Design is formed from a collection of registers linked by combinational logic
- System function is performed as a sequence of register transfers
- Register transfer is the movement and transformation of data between registers



Gajski–Kuhn diagram

RTL examples – GCD architectures





Code: gcd-rtl3.vhdl

1 ALU ("-", "/"), 1 comparator
[1 clock step per iteration]

ASIC: 1134 e.g. / 20.0 ns
FPGA: 58 SLC / 17.0 ns

Register-transfer level description with comparator controlling subtractions.



Code: gcd-rtl5.vhdl

2 subtracters, 1 comparator
[1 clock step per iteration]

ASIC: 915 e.g. / 20.0 ns
FPGA: 58 SLC / 8.0 ns

Register-transfer level description with out-of-order subtractions. Only data-path differs from RTL #3 & #4.

