

The logo for TAL TECH is displayed in a bold, white, sans-serif font. The letters 'TAL' are stacked above 'TECH'. The background of the top half of the slide is a dark purple gradient with a network of white lines and dots, resembling a molecular or data structure. The text 'TAL TECH' is positioned on the right side of this background.

**TAL
TECH**

MICROPROCESSOR SYSTEMS (IAS0430)

Department of Computer Systems
Tallinn University of Technology


1.10.2021

THE PIPELINE

- The Pipeline is (mostly) a RISC based CPU feature.
 - The idea is to divide instructions into five stages of execution.
 - This will help executing multiple instructions at the same time.
 - Reducing execution time and increasing performance.
 - The instruction is divided into 5 stages as follows:
 - **Instruction Fetch (IF):** in this stage, the instruction is loaded into the Instruction register.
 - **Instruction Decode (ID):** in this stage the instruction is decoded in the control unit decoder.
 - **Instruction Execute (EXE):** Execute the instruction.
 - **Memory Access (MEM):** access the memory (for single cycle instructions)
 - **Write Back (WB):** store result to register/memory address (for second cycle instructions)
- **Why would we have a memory access and a write back?**


THE PIPELINE

- Lets see how that works for a LD instruction.




THE PIPELINE

- **Instruction Fetch (IF):** in this stage, the instruction is loaded into the Instruction register.




THE PIPELINE

- **Instruction Decode (ID):** in this stage the instruction is decided in the control unit decoder.




THE PIPELINE

- **Instruction Execute (EXE):** Execute the instruction.




THE PIPELINE

- **Memory Access (MEM):** access the memory (for single cycle instructions)




THE PIPELINE

- **Write Back (WB):**
store result to register/memory address (for second cycle instructions)




NO PIPELINE

- The stages of execution will take 1 cycle each.



PIPELINE

- The stages of execution will take 1 pipeline cycle each.
- Using the pipeline, it will significantly reduce the time to execute those instructions.



1	2	3	4	5	6	7	8	9
---	---	---	---	---	---	---	---	---

LDv R0 #7


LDv R1 #5

LDv R2 #9


SUBv R0 #1

HE


- Suppose we want to execute the above instructions.




- Suppose we want to execute the above instructions.




- Suppose we want to execute the above instructions.



- Suppose we want to execute the above instructions.



- Suppose we want to execute the above instructions.



- Suppose we want to execute the above instructions.

	1	2	3	4	5	6	7	8	9
LDv R0 #7	IF	ID	EXE	MEM	WB				
LDv R1 #5		IF	ID	EXE	MEM	WB			
LDv R2 #9			IF	ID	EXE	MEM	WB		
SUBv R0 #1				IF	ID	EXE	MEM	WB	
HE					IF	ID	EXE	MEM	WB

- Then we finish executing the rest of the stages

THE PIPELINE

- **This is not perfect though....**
- This can have problems:
 - Sometimes data is not ready for new instructions to use it.
 - Sometimes different instructions try to use the same CPU resources.
 - E.g:
 - **Instruction A** is adding 3 and 5 and putting it in RegX
 - **Instruction B** is adding RegX with 6.
 - But, **instruction A** only writes back to RegX at 5th pipeline cycle, and **instruction B** will need data in register RegX at the 3rd pipeline cycle!!
 - This will cause a data hazard.
 - Also, **instruction B** will require to access RegX while **instruction A** is executing an addition that requires RegX to be allocated for it.
 - This will cause a structural hazard.

THE PIPELINE

- **This is not perfect though....**
- This can have problems:
 - Sometimes data is not ready for new instructions to use it.
 - Sometimes different instructions try to use the same CPU resources.
 - E.g:
 - **Instruction A** is adding 3 and 5 and putting it in RegX
 - **Instruction B** is adding RegX with 6.
 - But, **instruction A** only writes back to RegX at 5th pipeline cycle, and **instruction B** will need data in register RegX at the 3rd pipeline cycle!!
 - This will cause a data hazard.
 - Also, **instruction B** will require to access RegX while **instruction A** is executing an addition that requires RegX to be allocated for it.
 - This will cause a structural hazard.
 - Let us see how that works!!

1	2	3	4	5	6	7	8	9
---	---	---	---	---	---	---	---	---

LDv R0 #7

ADDv R0 #2

SUBv R0 #5

HE


- Lets try to run this program here

1	2	3	4	5	6	7	8	9
---	---	---	---	---	---	---	---	---




- Lets try to run this program here







- Lets try to run this program here



- Lets try to run this program here



- Lets try to run this program here




- Lets try to run this program here


	1	2	3	4	5	6	7	8	9
LDv R0 #7	IF	ID	EXE	MEM					
ADDv R0 #2		IF	ST	ST					
SUBv R0 #5			ST	ST					
HE				ST					

This type of stall is called a **DATA HAZARD**. It occurs when an instruction tries to access data that is not yet in the register file.


- Lets try to run this program here



Once the LDv writes back, the data us stored in R0, meaning that the ADDv instruction can now use it. The ADDv instruction continues to decode. And the SUBv instruction can continue fetching.



- Lets try to run this program here



- Lets try to run this program here

	1	2	3	4	5	6	7	8	9
LDv R0 #7	IF	ID	EXE	MEM	WB				
ADDv R0 #2		IF	ST	ST	ID	EXE			
SUBv R0 #5			ST	ST	IF	ID			
HE				ST	ST	IF			

Can these stages be completed? How can this happen?

- Lets try to run this program here


	1	2	3	4	5	6	7	8	9
LDv R0 #7	IF	ID	EXE	MEM	WB				
ADDv R0 #2		IF	ST	ST	ID	EXE			
SUBv R0 #5			ST	ST	IF	ID			
HE				ST	ST	IF			

Actually, it can not!

Since the ADDv and the SUBv instructions try to perform operation on the same register (R0), the SUBv instruction will need ADDv to complete first before it can start executing.

A stall is needed.

- Lets try to run this program here



- Lets try to run this program here

	1	2	3	4	5	6	7	8	9	10	11	12
LDv R0 #7	IF	ID	EXE	MEM	WB							
ADDv R0 #2		IF	ST	ST	ID	EXE	MEM	WB				
SUBv R0 #5			ST	ST	IF	ST	ST	ID	EXE	MEM	WB	
HE				ST	ST	ST	ST	IF	ID	EXE	MEM	WB

- Lets try to run this program here